METHOD AND APPARATUS FOR AUTOMATICALLY GENERATING HARDWARE FROM ALGORITHMS DESCRIBED IN MATLAB

Abstract

5

Digital circuit is synthesized from algorithm described in the MATLAB programming language. A MATLAB program is compiled into RTL-VHDL, which is synthesizable using systemspecific tools to develop ASIC or FPGA configuration.

10

Intermediate transformations and optimizations are performed to obtain highly optimized description in RTL-VHDL or RTL Verilog

of given MATLAB program. Optimizations include levelization,

scalarization, pipelining, type-shape analysis, memory

optimizations, precision analysis and scheduling.

15

20